Answer to Question 7

The counter counts up to binary 1100 (decimal 12).
 
Since Q1 and Q3 are 1, the output of the AND gate is 1
 
and that makes the reset line 1,
 
knocking the counter back to zero.